Nanometer-sized gap (or nanogap) is one of the most fundamental devices in the nanotechnology field. Park et.
INTRODUCTION
There have been growing interests in nanometer gap applications. To make nanogaps, techniques using electromigration [l] , mechanical break junction [2] , chemical electroplating [3] and e-beam lithography [4] have been reported. The mechanical break junction method requires a delicate forcing system to generate and maintain the gaps. The e-beam lithography is quite direct but it is expensive and it is difficult to go below certain feature size (typically 10 nm) depending on the thickness of the target film [4] . The electroplating method, while relatively simple in system setup, needs precise feedback control and the needed electrolyte can cause contamination issues. Park et. al., [I] first proposed the even simpler open-circuit electromigration method to . fabricate nanogaps, but the process is only repeatable if Au film is thinner than 20 nm. In this paper, we further develop a "feedback-controlled" electromigration process to extend the capability of Park's method. This modified approach now provides a convenient way to generate nanogaps in gold films up to 120 nm. Nanogap formation in thicker film is currently under study.
DESIGN AND FABRICATlON
The gold film chip used for nanogap formation experiments is shown in Fig. 1 , inwhich a 1-pm-wide neck of gold lead is the key design. The fabrication process for the chip begins with growing a 200 nm thermal oxide on a single crystal silicon substrate. Then a 500 nm amorphous I AUlCr/Q-siiSiO,. silicon is sputtered on the oxide layer. .Next, a Cr/Au (51120 nm) layer is thermally evaporated and pattemed to define the bridge area with the neck. Here, the Cr under the Au is purposely remained so as to provide good heat conduction during electromigration between Au and 'the substrate.
After gold patterning and photoresist stripping, the chip is dipped into Au etchant for a few seconds. , Fig. 2 then shows the SEM pictures, which clearly reveal the grain structures of Au film. It is experimentally found that these grain structures determine the position of nanogap formation.
FEEDBACK-CONTROLLED ELECTROMIGRATION
To generate electromigration on Au film, the current density in Au needs to be > 1O8Aicm2. [5] . When a current is applied to our design structure, the current density in the neck region is much larger than the other part. The Au dipping etches faster at the grain boundaries so that the current 
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The density is also higher there. Finally, the Au atom mobility at the grain boundary is also higher [6] . These arguments conclude that electromigration occurs more easily at the grain boundaries than inside the grains. As a whole, our sample should produce the nanogap right at the neck and along some grain boundary through the process of electromigration.
In our experiments, a feedback-control mechanism is then used to apply a minimum current through the bridge just to generate significant electromigration in the neck region. Fig.3 shows the system setup. Labview is used to close the feedback loop between the voltage source and the current meter. Experimentally, ' we found several important precautions. First, human bodies should he electrically grounded to prevent electrostatic discharging to the system during operation. From experiences, electric spikes can often result in a big current flow through the chip and melt the bridges immediately. Probe contacts should be made right outside the gold bridge region to make sure that most of the voltage drop is applied across the bridge. Once the control program starts, the voltage source will output an initial voltage (Vi -0.3V). After each period (T -50sec), the output voltage increases by Vi., (-30mV) . When the voltage reaches a threshold value, some local electromigration will initiate and start generating a gap that will propagate across the width (Fig. 4) . This gap propagation results in increasing resistance and decreasing current (Fig. 5) . In our algorithm, when the current decreases to a preset cutoff factor (CF), the output voltage will he reduced by Vdec to avoid uncontrolled local melting. The program stops when the bridge resistance reaches a target value (Rr) and the gap formation is complete.
Very importantly, the Cr layer under Au serves as an alternative current path when the nanogap in 'Au layer is complete (Cr has a higher resistance to electromigration [7] ). It helps to keep the voltage drop across the nanogap small through out the process. After the nanogap is formed, we remove chrome in the gap region by wet etching. After the Cr removal, the created nanogap has a resistance ranging from MO's to GR's, which indicates the gap completion.
The finished nanogaps are then examined by SEM to determine gap geometries. In general, this feedhack-controlled electromigration approach has a yield higher than 50% in making nanogap size of IO tun or smaller. However, due to the fact that electromigration is a destructive process, it is not possible to get repeatable gap geometries due to irregular grain boundaries [8].
In our study, gaps generated on amorphous silicon layer with or without the feedback mechanism are compared (shown in Figs. 6a&b) . Moreover, suspended gaps, which are formed after the amorphous silicon is removed before electromigration, are also investigated (shown in Figs. 6c&d). The no-feedback-control experiment is carried out by ramping up the applied voltage to the bridge at a constant slew rate (-SOmV/sec) and stopping the voltage output when bridge resistance suddenly increases. Results clearly show that the feedback-controlled electromigration reduces local gold melting by passing only minimum required current to the bridge and therefore results in smaller gap sizes.
In order to measure tunneling current through the gaps, we have built nanogaps directly on top of thermal oxide to avoid any substrate conduction. In cases of nanogaps smaller than 5 nm, tunneling currents can he measured as shown in Fig. 7 . Based on [9, 10] , no field emission and gas ionization should happen with the electric fields (i.e., voltages) used in our I-V measurements. The current as measured, therefore, should be the direct tunneling current. Since the direct tunneling is measurable only if gap size is < 5nm [Ill, we conclude that the feedback-controlled electromigration process can produce sub-5m gaps.
FREESTANDING NANOGAP
Freestanding nanogaps are useful. For example, to study single molecule conduction [12], nanogaps are made freestanding to facilitate molecule assembly procedure and to reduce current conduction through substrate. Here we show two ways to make freestanding nanogaps. The first method is to use BrF, gas to dry.etch the underneath sacrificial amorphous silicon (results in Fig. Sa) . The drawback of this approach is the fast, hut less controllable etching of BrF, on silicon. Our observation shows that Au layer can stick to the oxide substrate when the undercut of amorphous silicon is larger than 10 wm. Electrostatic force generated from the oxide-trapped charge is believed to he the cause of stiction. The second method to make gaps freestanding is to use SFs plasma etching (Fig. Sh) . Plasma etching of the silicon sacrificial layer is slower hut controllable. The results show that this approach provides good silicon etching rate and the Au is not attacked throughout the process.
SIZE CALIBRATION OF NANOGAP
We develop a simple way to measure the freestanding nanogap distance. To do so, the freestanding length of the Au electrodes, i.e., anchor to anchor distance (L), is first measured ( I O pm for the example in Fig. 9 ). I-V curves are then measured at different temperatures increasing from 30 'C to 125 'C. Due to thermal expansion of Au, which dominates over substrate thermal expansion, gap size decreases when temperature increases. When direct tunneling current shows up, the gap size is -5nm (go). We can therefore calculate the initial room temperature gap size (9) according to thermal expansion principle (Eq. 1).
Using this method, Fig. 9 data measures a gap distance of 14. 6 nm, compared to 15 nm measured from SEM picture.
TUNABLE NANOGAP PRESSURE SENSOR
As a preliminary demonstration to make nanogap distance tunable, we have built freestanding nanogap on top of a silicon membrane, which can he moved by pneumatic method. The gap distance is then tunable according to the membrane strain and the nanogap anchor A s -a , ) .
A T . L = 9.6nm Eq.
(1)
-to-anchor distance. Results show that the tunneling is very sensitive to the gap distance, which is tuned by pressure (Fig. 10) .
CONCLUSION
In this work, a feedback-controlled electromigration process is developed to create nanogaps ( 4 0 nm) on thick Au films (>12Onm). Compared with other methods, this approach requires no sophisticated equipment or procedure. It is highly compatible with standard CMOS or conventional MEMS fabrication process. Freestanding nanogaps can also be made using SF6 plasma free etching without inducing change of the gap distance. To calibrate the gap, a simple method based on thermal expansion principle is developed to measure the gap distance.
voltages (v) Fig.10 Demonstration of a nanogap pressure sensor using tunable gap. As the applied pressure changes by I psi, the tunneling current can change by two orders of magnitude.
Finally, the potential of using freestanding nanogap as a high resolution pressure sensor is demonstrated.
